 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| LCX009AKB 1.8cm (0.7-inch) NTSC/PAL Color LCD Panel For the availability of this product, please contact the sales office. Description The LCX009AKB is a 1.8cm diagonal active matrix TFT-LCD panel addressed by the polycrystalline silicon super thin film transistors with built-in peripheral driving circuit. This panel provides fullcolor representation in NTSC/PAL mode. RGB dots are arranged in a delta pattern featuring high picture quality of no fixed color patterns, which is inherent in vertical stripes and mosaic pattern arrangements. Features * The number of active dots: 180,000 (0.7-inch; 1.8cm in diagonal) * Horizontal resolution: 400 TV lines * High optical transmittance: 3.5% (typ.) * High contrast ratio with normally white mode: 200 (typ.) * Built-in H and V driving circuit (built-in input level conversion circuit, TTL drive possible) * High quality picture representation with RGB delta arranged color filters * Full-color representation * NTSC/PAL compatible * Right/left inverse display function Element Structure * Dots Total dots : 827 (H) x 228 (V) = 188,556 Active dots : 800 (H) x 225 (V) = 180,000 * Built-in peripheral driving circuit using the polycrystalline silicon super thin film transistors. Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits. -1- E94501C64-ST LCX009AKB Block Diagram HCK2 VVDD GREEN 2 VCK1 HCK1 VCK2 HVDD BLUE 16 15 14 13 12 11 10 9 8 7 6 5 4 3 H Level Shifter H Shift Register V Level Shifter V Shift Register CS LC COM Pad -2- COM 1 RGT CLR VST HST VSS EN RED LCX009AKB Absolute Maximum Ratings (Vss = 0V) * H driver supply voltage HVDD * V driver supply voltage VVDD * H driver input pin voltage HST, HCK1, HCK2 RGT * V driver input pin voltage VST, VCK1, VCK2 CLR, EN * Video signal input pin voltage GREEN, RED, BLUE * Operating temperature Topr * Storage temperature Tstg -1.0 to +17 -1.0 to +17 -1.0 to +17 -1.0 to +17 -1.0 to +15 -10 to +70 -30 to +85 V V V V V C C Operating Conditions (Vss = 0V) * Supply voltage HVDD 13.5 0.5 V VVDD 13.5 0.5 V * Input pulse voltage (Vp-p of all input pins except video signal input pins) Vin 3.0V or more Pin Description Pin No. 1 2 3 4 5 6 7 8 Symbol COM GREEN RED BLUE HVDD HCK1 HCK2 HST Description Common voltage of panel Video signal (G) to panel Video signal (R) to panel Video signal (B) to panel Power supply for H driver Clock pulse for H shift register drive Clock pulse for H shift register drive Start pulse for H shift register drive Pin No. 9 10 11 12 13 14 15 16 Symbol RGT CLR EN VCK1 VCK2 VST Vss VVDD Description Drive direction pulse for H shift register (H: normal, L: reverse) Improvement pulse for uniformity Enable pulse for gate selection Clock pulse for V shift register drive Clock pulse for V shift register drive Start pulse for V shift register drive GND (H, V drivers) Power supply for V driver -3- LCX009AKB Input Equivalent Circuit To prevent static charges, protective diodes are provided for each pin except the power supply. In addition, protective resistors are added to all pins except video signal input. The equivalent circuit of each input pin is shown below. (The resistor value: typ.) (1) Video signal input HVDD From H driver Input (2) HCK1, HCK2 HVDD 250 250 HCK1 250 HCK2 250 Signal line Level conversion circuit (2-phase input) (3) HST HVDD 250 Input 250 Level conversion circuit (single-phase input) (4) RGT HVDD 2.5k Input 2.5k Level conversion circuit (single-phase input) (5) VCK1, VCK2 VVDD 2.5k 2.5k VCK1 1k VCK2 1k Level conversion circuit (2-phase input) (6) VST, CLR, EN VVDD 2.5k Input 2.5k Level conversion circuit (single-phase input) (7) COM Input LC 1M -4- LCX009AKB Level Conversion Circuit The LCX009AKB has a built-in level conversion circuit in the clock input unit located inside the panel. The circuit voltage is stepped up to 13.5V. This level conversion circuit meets the specifications of a 3.0V to 5.0V power supply of the externally-driven IC mainly. However, this circuit can operate even with a 12V power supply of the IC. 1. I/O characteristics of level conversion circuit Output voltage (inside panel) HVDD (For a single-phase input unit) Example of single-phase An example of the I/O voltage characteristics of a I/O characteristics level conversion circuit is shown in the figure to the HVDD right. The input voltage value that becomes half the 2 output voltage (after voltage conversion) is defined as Vth. The Vth value varies depending on the HVDD and VVDD voltages. Vth The Vth values under standard conditions are Input voltage [V] indicated in the table below. (HST, VST, EN, CLR, and RGT in the case of a single-phase input) HVDD = VVDD = 13.5V Item Vth voltage of circuit Symbol Vth Min. 0.35 Typ. 1.50 Output voltage (inside panel) Max. 2.70 Unit V (For a differential input unit) An example of I/O voltage characteristics of a level conversion circuit for a differential input is shown in the figure to the right. Although the characteristics, including those of the Vth voltage, are basically the same as those for a singlephased input, the two-phased input phase is defined. (Refer to clock timing conditions.) 2. Current characteristics at the input pin of level conversion circuit A slight pull-in current is generated at the input pin of the level conversion circuit. (The equivalent circuit diagram is shown to the right.) The current volume increases as the voltage at the input pin decreases, and is maximized when the pin is grounded.) (Electrical characteristics are defined by the grounded input.) 0 Input pin voltage [V] 10 HVDD Example of differential I/O characteristics HVDD 2 Vth Input voltage [V] VDD Output Input pin current 0 HCK1 input HCK2 input Max. value Pull-in current characteristics at the input pin Level conversion equivalent circuit -5- LCX009AKB Input Signals 1. Input signal voltage conditions (Vss = 0V) Item (Low) H driver input voltage (High) (Low) V driver input voltage (High) Symbol VHIL VHIH VVIL VVIH VVC Vsig Min. -0.3 3.0 -0.3 3.0 5.8 VVC - 4.5 Typ. 0.0 5.0 0.0 5.0 6.0 Max. 0.3 5.5 0.3 5.5 6.2 VVC + 4.5 Unit V V V V V V V Video signal center voltage Video signal input range1 Vcom VVC - 0.55 VVC - 0.40 VVC - 0.25 Common voltage of panel 1 Video input signal should be symmetrical to VVC. 2. Clock timing conditions (Ta = 25C) Item Hst rise time HST Hst fall time Hst data set-up time Hst data hold time Hckn2 rise time HCK Hckn2 fall time Hck1 fall to Hck2 rise time Hck1 rise to Hck2 fall time Clr rise time CLR Clr fall time Clr pulse width Clr fall to Hst rise time Vst rise time VST Vst fall time Vst data set-up time Vst data hold time Vckn2 rise time VCK Vckn2 fall time Vck1 fall to Vck2 rise time Vck1 rise to Vck2 fall time En rise time EN En fall time Vck2 rise to En fall time Vck1 rise to En rise time Symbol trHst tfHst tdHst thHst trHckn tfHckn to1Hck to2Hck trClr tfClr twClr toHst trVst tfVst tdVst thVst trVckn tfVckn to1Vck to2Vck trEn tfEn tdVck2 tdVck1 -20 -20 0 0 -20 -20 0 0 -50 -50 32 -32 3400 1850 3500 1950 -15 -15 0 0 -100 -200 60 -120 Min. Typ. Max. 30 30 100 -50 30 30 15 15 100 100 3600 2050 100 100 50 -20 100 100 20 20 100 100 20 20 Unit ns s ns 2 Hckn and Vckn mean Hck1, Hck2 and Vck1, Vck2. (fHckn = 2.75MHz, fVckn = 7.81kHz) -6- LCX009AKB Hst 10% trHst Waveform 90% 90% 10% tfHst 50% Conditions * Hckn2 duty cycle 50% to1Hck = 0ns to2Hck = 0ns tfHst 3 Hst data set-up time tdHst 50% Hst Hck1 50% 50% Hst data hold time thHst tdHst thHst 90% 10% * Hckn2 duty cycle 50% to1Hck = 0ns to2Hck = 0ns Hckn2 rise time Hckn2 fall time HCK 90% trHckn 2 Hckn 10% tfHckn 3 to1Hck Hck1 trHckn tfHckn * Hckn2 duty cycle 50% to1Hck = 0ns to2Hck = 0ns tdHst = 60ns thHst = -120ns Hck1 fall to Hck2 rise time 50% 50% 50% 50% * tdHst = 60ns thHst = -120ns Hck1 rise to Hck2 fall time Hck2 to2Hck to2Hck to1Hck 90% Clr 10% 10% trClr tfClr 90% Clr rise time trClr Clr fall time CLR Clr pulse width tfClr * Hckn2 duty cycle 50% to1Hck = 0ns to2Hck = 0ns twClr Hst 50% Clr fall to Hst rise time Clr 50% twClr 50% toHst toHst * Hckn2 duty cycle 50% to1Hck = 0ns to2Hck = 0ns -7- LCX009AKB Vst 10% trVst Waveform 90% 90% 10% tfVst 50% 50% 50% Conditions * Vckn2 duty cycle 50% to1Vck = 0ns to2Vck = 0ns tfVst 3 Vst data set-up time tdVst 50% Vst Vck1 Vst data hold time thVst tdVst thVst 90% 10% * Vckn2 duty cycle 50% to1Vck = 0ns to2Vck = 0ns Vckn2 rise time Vckn2 fall time VCK trVckn Vckn 90% 10% tfVckn trVckn tfVckn 50% * Vckn2 duty cycle 50% to1Vck = 0ns to2Vck = 0ns tdVst = 32s thVst = -32s Vck1 fall to Vck2 rise time 3 to1Vck Vck1 50% 50% 50% * tdVst = 32s thVst = -32s Vck1 rise to Vck2 fall time Vck2 to2Vck to2Vck to1Vck En rise time trEn En 90% 10% 10% 90% En fall time EN Vck2 rise to En fall time Vck1 rise to En rise time tfEn 3 tdVck2 Vck2 50% * Vckn2 duty cycle 50% to1Vck = 0ns to2Vck = 0ns tfEn trEn 50% 50% 50% tdVck1 En tdVck2 tdVck1 * Vckn2 duty cycle 50% to1Vck = 0ns to2Vck = 0ns 3 Definitions: The right-pointing arrow ( ) means +. The left-pointing arrow ( ) means -. The black dot at an arrow ( ) indicates the start of measurement. -8- LCX009AKB Electrical Characteristics (Ta = 25C, HVDD = 13.5V, VVDD = 13.5V) 1. Horizontal drivers Item Input pin capacitance Hckn Hst Input pin current Hck1 Hck2 Hst Rgt Symbol CHckn CHst IHck1 IHck2 IHst IRgt -200 -500 -300 -100 Min. Typ. 5 5 -60 -260 -100 -15 45 3 60 4 Max. 10 10 Unit pF pF A A A A pF mA Hckn: Hck1, Hck2 (2.75MHz) Hck1 = GND Hck2 = GND Hst = GND Rgt = GND Condition Video signal input pin capacitance Csig Current consumption IH 2. Vertical drivers Item Input pin capacitance Vckn Vst Input pin current Vck1 Vck2 Vst En Clr Current consumption Symbol CVckn CVst IVck1 IVck2 IVst, IEn, IClr IV -100 -400 -100 Min. Typ. 5 5 -30 -200 -15 400 1000 Max. 10 10 Unit pF pF A A A A Vck1 = GND Vck2 = GND Vst, En, Clr = GND Vckn: Vck1, Vck2 (7.87kHz) Condition 3. Total power consumption of the panel Item Symbol Min. Typ. 45 Max. 70 Unit mW Total power consumption of the panel (NTSC) PWR 4. COM input resistance Item COM - Vss input resistance Symbol Rcom Min. 0.5 Typ. 1 Max. Unit M -9- LCX009AKB Electro-optical Characteristics Item Contrast ratio Optical transmittance R X Y Chromaticity G X Y B X Y V90 V-T characteristics 25C 60C V50 25C 60C V10 Half tone color reproduction range ON time Response time OFF time Flicker Image retention time Optimum Vcom voltage 25C 60C R vs. G B vs. G 0C 25C 0C 25C 60C 60min. 25C 60C Symbol CR25 CR60 T Rx Ry Gx Gy Bx By V90-25 V90-60 V50-25 V50-60 V10-25 V10-60 V50RG V50BG ton0 ton25 toff0 toff25 F YT60 Vcomopt 7 8 9 6 5 4 3 2 Measurement method 1 Min. 80 80 2.7 0.560 0.300 0.275 0.541 0.120 0.040 1.1 1.0 1.5 1.4 2.2 2.1 -- -- -- -- -- -- -- -- 5.45 (Ta = 25C, NTSC mode) Typ. 200 200 3.5 0.630 0.345 0.310 0.595 0.148 0.088 1.6 1.3 2.0 1.8 2.7 2.5 -0.10 0.10 25 8 65 20 -- -- 5.60 Max. -- -- -- 0.670 0.390 0.347 0.650 0.187 0.122 2.2 2.1 2.5 2.4 3.2 3.1 -0.25 0.45 100 40 150 60 -40 20 5.75 dB s V ms V V CIE standards % Unit -- - 10 - LCX009AKB Back Light Luminance Meter 3.5mm LCD panel Measurement Equipment Back light: color temperature 6500K, +0.004uV (25C) Back light spectrum (reference) is listed on another page. Measurement system II Optical fiber Light receptor lens Light Detector Measurement Equipment Drive Circuit LCD panel Light Source 1. Contrast Ratio Contrast Ratio (CR) is given by the following formula (1). CR= L (White) ... (1) L (Black) L (White): Surface luminance of the TFT-LCD panel at the RGB signal amplitude VAC = 0.5V. L (Black): Surface luminance of the panel at VAC = 4.5V Both luminosities are measured by System I. - 11 - LCX009AKB 2. Optical Transmittance Optical Transmittance (T) is given by the following formula (2). T= L (White) x 100 [%] ... (2) Luminance of Back Light L (White) is the same expression as defined in the "Contrast Ratio" section. 3. Chromaticity Chromaticity of the panels are measured by System I. Raster modes of each color are defined by the representations at the input signal amplitude conditions shown in the table below. System I uses Chromaticity of x and y on the CIE standards here. Signal amplitudes (VAC) supplied to each input R input R Raster G B 0.5 4.5 4.5 G input 4.5 0.5 4.5 B input 4.5 4.5 0.5 (Unit: V) 4. V-T Characteristics V-T characteristics, the relationship between signal amplitude and the transmittance of the panels, are measured by System II. V90, V50 and V10 correspond to the each voltage which defines 90%, 50% and 10% of transmittance respectively. Transmittance [%] 90 50 10 V90 V50 V10 VAC - Signal amplitude [V] 5. Half Tone Color Reproduction Range Half tone color reproduction range of the LCD panels is characterized by the differences between the V-T characteristics of R, G and B. The differences of these V-T characteristics are measured by System II. System II defines signal voltages of each R, G, B raster modes which correspond to 50% of transmittance, V50R, V50G and V50B respectively. V50RG and V50BG, the voltage differences between V50R and V50G, V50B and V50G, are simply given by the following formula (3) and (4) respectively. V50RG = V50R - V50G ... (3) V50BG = V50B - V50G ... (4) 100 V50RG V50BG Transmittance [%] 50 R raster G raster B raster 0 V50R V50B V50G VAC - Signal amplitude [V] - 12 - LCX009AKB 6. Response Time Response time ton and toff are defined by the formula (5) and (6) respectively. ton = t1 - tON ... (5) toff = t2 - tOFF ... (6) t1: time which gives 10% transmittance of the panel. t2: time which gives 90% transmittance of the panel. The relationships between t1, t2, tON and tOFF are shown in the right figure. Input signal 4.5V 6V 0.5V 0V Light transmission output waveform 100% 90% 10% 0% tON t1 ton tOFF t2 toff 7. Flicker Flicker (F) is given by the formula (7). DC and AC (NTSC: 30Hz, rms, PAL: 25Hz, rms) components of the panel output signal for gray raster mode are measured by a DC voltmeter and a spectrum analyzer in System II. AC component } F [dB] = 20 log { DC component ... (7) R, G, B input signal condition for gray raster mode is given by Vsig = 6 V50 [V] where: V50 is the signal amplitude which gives 50% of transmittance in V-T curve. 8. Image Retention Time Image retention time is given by the following procedures: Apply monoscope signal to the LCD panel for 60 minutes and then change monoscope signal to gray scale signal (Vsig = 6 VAC (V); VAC = 3 to 4V) so as to give the maximum image retention. Hold input signal VAC. The time of the residual image to disappear gives the image retention time. Monoscope signal conditions: Black level Vsig = 6 4.5 or 6 2.0 [V] 4.5V White level (shown in the right figure) 2.0V Vcom = 5.6V 6V 2.0V 4.5V 0V Vsig waveform - 13 - LCX009AKB 9. Method of Measuring the Optimum Vcom There are two methods of measuring the optimum Vcom using the photoelectric element. 9-1. Method of Measuring Flicker In the field invert drive mode, adjust the flicker level of the half tone (Vsig = 1.5 to 2.5V) using the photoelectric element and oscilloscope so that its 30Hz component becomes minimum. The Vcom value at this time is taken to be the optimum Vcom. 9-2. Method of Measuring Contrast In the normal 1H invert drive mode, adjust the optical output voltage of the half tone (Vsig = 1.5 to 2.5V) so that it becomes minimum. The Vcom value at this time is taken to be the optimum Vcom. Example of Back Light Spectrum (Reference) 0.4 0.3 0.2 0.1 0 400 500 600 Wavelength 380 - 780 [nm] 700 - 14 - LCX009AKB Description of Operation 1. Color Coding Color filters are coded in a delta arrangement. The shaded area is used for the dark border around the display. Gate SW dummy 1 to 4 Gate SW Gate SW Gate SW Gate SW Gate SW dummy 5 to 8 B R G B R G B R G B R G B R G B R R G B R G B R G B R G B R G B R G B R G B R G B R G B R G B R G B R R G B R G B R G B R G B R G B R G B R G B R G B R G B R G B R G B R R G B R G B R G B R G B R G B R G B R G B R G B R G B R G B R G B R R G B R G B R G B R G B R G B R G Photo-shielding B R G B R G B R G B R G B R G B R R G B R G B R G B R G B R G B R G 827 14 800 13 - 15 - 1 225 228 Active area 2 LCX009AKB 2. LCD Panel Operations * A vertical driver, which consists of vertical shift registers, enable-gates and buffers, applies a selected pulse to every 225 gate lines sequentially in every single horizontal scanning period. A vertical shift register scans the gate lines from the top to bottom of the panel. * The selected pulse is delivered when the enable pin turns to High level. PAL mode images are displayed by controlling the enable and VCK1, VCK2 pins. The enable pin should be High when not in use. * A horizontal driver, which consists of horizontal shift registers, gates and CMOS sample-and-hold circuit, applies selected pulses to every 800 signal electrodes sequentially in a single horizontal scanning period. * Scanning direction of horizontal shift register can be switched with RGT pin.Scanning direction is left to right for RGT pin at High level; and right to left for RGT pin at Low level.(These scanning directions are from a front view.) Normally, set to High level. * Vertical and horizontal drivers address one pixel, and then dot Thin Film Transistors (TFTs; two TFTs for one dot) turn on to apply a video signal to the dot. The same procedures lead to the entire 225 x 800 dots to display a picture in a single vertical scanning period. * Pixels are arranged in a delta pattern, where sets of RGB pixels are positioned with 1.5-dot offset against juxtaposed horizontal line. For this reason, 1.5-dot offset of a horizontal driver output pulse against horizontal synchronized pulse is required to apply a video signal to each dot properly. 1 H reversed displaying mode is required to apply video signal to the panel. * The CLR pin is provided to eliminate the shading effect caused by the coupling of selected pulses. While maintaining the CLR at High level, the VVDD potential drops to approximately 8.5V. This pin should be grounded when not in use. * The video signal must be input with polarity-inverted system in every horizontal cycle. * Timing diagrams of the vertical and the horizontal right-direction scanning (RGT = High level) display cycle are shown below. Hck1 and Hck2 should be exchanged to display the left-direction horizontal scanning (RGT = Low level). This exchange enables the center of the image to be fixed by eliminating offsets. (1) Vertical display cycle VD Vst Vck1 Vck2 1 2 224 225 Vertical display 225H (14.3ms) (2) Horizontal display cycle (right-direction scanning) BLK Hst 270 Hck1 1 2 3 4 5 6 271 Hck2 Horizontal display cycle (48.4s) The horizontal display cycle consists of 800/3 = 267 clock pulses because of RGB simultaneous sampling. Refer to Description of Operation "3. RGB Simultaneous Sampling'' - 16 - LCX009AKB 3. RGB Simultaneous Sampling Horizontal driver performs R, G and B signal sampling simultaneously, which requires the phase matching between R, G, B signals to prevent horizontal resolution from deteriorating. The phase matching by an external signal delaying circuit is needed before applying video signal to the LCD panel. Two methods are applied for the delaying procedure: Sample-and-hold and Delay circuit. These two block diagrams are as follows. The LCX009AKB has a right/left inverse function. The following phase relationship diagram indicates the phase setting for the right-direction scanning (RGT = High level). For the left-direction scanning (RGT = Low level), the phase setting should be inverted for B and G signals. (1) Sample-and-hold (right-direction scanning) B S/H CKB S/H CKG S/H CKR S/H CKG S/H CKG AC Amp 4 BLUE R AC Amp 3 RED G AC Amp 2 GREEN HCKn CKB CKR CKG (2) Delay circuit (right-direction scanning) B Delay Delay AC Amp 4 BLUE R Delay AC Amp 3 RED G AC Amp 2 GREEN - 17 - LCX009AKB LCX009AKB LCX009AKB Example of Color Filter Spectrum (Reference) 100 Color Filter Spectrum R 80 G B 60 Transmittance [%] 40 20 0 400 500 Wavelength [nm] 600 700 - 18 - LCX009AKB Color Display System Block Diagram (1) An example of single-chip display system is shown below. +12V +5V +13.5V RED Composite video GREEN Y/C Y/color difference BLUE VCOM LCD panel NTSC/PAL LCX009AKB HST HCK1 HCK2 VST VCK1 VCK2 EN CLR CXA1854R (Refer to CXD1845R data sheet.) RGT - 19 - LCX009AKB Color Display System Block Diagram (2) An example of dual-chip display system is shown below. +12V +5V +13.5V RED Composite video Decoder/Driver CXA1785AR GREEN Y/C Y/color difference BLUE SYNC FRP +5V Vcom LCD Panel NTSC/PAL LCX009AKB Hst Hck1 Hck2 Vst TG CXD2411R Vck1 Vck2 En Clr (Refer to CXD2411R data sheet.) RGT - 20 - LCX009AKB Notes on Handling (1) Static charge prevention Be sure to take following protective measures. TFT-LCD panels are easily damaged by static charge. a) Use non-chargeable gloves, or simply use bare hands. b) Use an earth-band when handling. c) Do not touch any electrodes of a panel. d) Wear non-chargeable clothes and conductive shoes. e) Install conductive mat on the working floor and working table. f) Keep panels away from any charged materials. g) Use ionized air to discharge the panels. (2) Protection from dust and dirt a) Operate in clean environment. b) When delivered, a surface of a panel (Polarizer) is covered by a protective sheet. Peel off the protective sheet carefully not to damage the panel. c) Do not touch the surface of a panel. The surface is easily scratched. When cleaning, use a clean-room wiper with isopropyl alcohol. Be careful not to leave stain on the surface. d) Use ionized air to blow off dust at a panel. (3) Other handling precautions a) Do not twist or bend the flexible PC board especially at the connecting region because the board is easily deformed. b) Do not drop a panel. c) Do not twist or bend a panel or a panel frame. d) Keep a panel away from heat source. e) Do not dampen a panel with water or other solvents. f) Avoid to store or to use a panel in high temperature or in high humidity, which results in panel damages. - 21 - LCX009AKB Package Outline Unit: mm 18.4 0.3 Thickness of the connector 0.3 0.05 8.5 0.05 1.3 0.3 4 (40.2) (29.0) 61.2 0.9 1 Reinforcing board 4.0 0.5 3 sc CK1 2 4-R 1.0 5 32.2 0.8 21.0 0.15 6 Incident light 6 Active Area Active Area 9.5 0.25 (10.7) No 2.9 0.15 Description FPC Molding material Outside frame Reinforcing board (14.4) 11.0 0.25 22.0 0.15 1 2 3 0.5 0.15 3.0 0.3 P 0.5 0.02 x 15 = 7.5 0.03 + 0.04 0.35 - 0.03 0.5 0.1 4 5 Reinforcing material 6 Polarizing film weight 2g PIN1 PIN16 electrode (enlarged) - 22 - |
Price & Availability of LCX009AKB
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |